

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) **EP 1 067 599 A1**

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
10.01.2001 Bulletin 2001/02

(51) Int Cl.7: **H01L 21/762, H01L 21/763,  
H01L 21/20**

(21) Application number: **99830442.2**

(22) Date of filing: **09.07.1999**

(84) Designated Contracting States:  
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE**  
Designated Extension States:  
**AL LT LV MK RO SI**

(72) Inventors:  
• **Villa, Flavio**  
20159 Milano (IT)  
• **Barlocchi Gabriele**  
20010 Cornaredo-Milano (IT)

(71) Applicant: **STMicroelectronics S.r.l.**  
20041 Agrate Brianza (Milano) (IT)

(74) Representative: **Maggioni, Claudio et al**  
c/o **JACOBACCI & PERANI S.p.A.**  
Via Senato, 8  
20121 Milano (IT)


(54) **A method of forming structures with buried oxide regions in a semiconductor substrate**

(57) A monocrystalline silicon substrate (2) is subjected to the following operations:

implantation of doping impurities in a high concentration to form a planar region (42) of a first type (n), selective anisotropic etching in order to hollow out trenches to a depth greater than the depth of the planar region (42), oxidation of the silicon inside the trenches starting

a certain distance from the surface of the substrate, until a silicon dioxide plaque (22) is formed, surmounted by residues of strongly-doped silicon, epitaxial growth between and on top of the silicon residues to close the trenches and to bring about a redistribution of the doping impurities into the silicon grown to produce a buried region (42') with low resistivity in an epitaxial layer (23) of high resistivity.

FIG. 11



EP 1 067 599 A1

## Description

[0001] The present invention relates to the manufacture of semiconductor devices and, more particularly, to a method of forming a structure with buried regions in a semiconductor device.

[0002] In the design of integrated circuits, there is often a need to produce components having different electrical characteristics, for example, power transistors, diodes with high reverse-breakdown voltages, signal transistors for signal-processing units and control units. There is a particular need for very good insulation from the substrate, particularly for components of some types, to prevent parasitic currents and interference with the operation of the integrated circuit. For these components, it is often very helpful to use techniques which enable insulating layers of dielectric material to be formed. One of these techniques is based on the use of SOI (silicon on insulator) wafers, that is, composite wafers constituted by two layers of silicon, one thicker layer which acts as a support and one thinner layer in which the components of the integrated circuit are formed, the layers being separated by a layer of silicon dioxide. For other components, for example, power transistors with vertical conduction, it is necessary to use a wafer constituted by a substrate of monocrystalline silicon covered by a thin silicon layer produced by epitaxial growth.

[0003] A method of manufacturing SOI wafers is the subject of European patent application 98830007.5 filed on 13.01.98 in the name of SGS-Thomson Microelectronics S.r.l. The main steps of this method are common to the method of the present invention and will therefore be described below in the course of the description of an embodiment of the invention. This known method was designed to be used mainly to produce an SOI structure which extends throughout the wafer but may also be used to produce an SOI structure on only a portion of the wafer. It is therefore suitable for the production of integrated circuits comprising both power components with vertical conduction and components with good insulation, that is, with practically zero leakage currents to the substrate.

[0004] A component with good insulation which can be produced by this method is shown in Figure 1. In particular, Figure 1 shows, in section, a portion of a wafer containing a diode.

[0005] The wafer comprises a substrate 10 of monocrystalline silicon with p-type conductivity and an epitaxial layer 11 formed on the substrate 10. A silicon dioxide plaque 12 separates a portion of the epitaxial layer 11 from the substrate. A diffused planar region 13 with p-type conductivity and with low resistivity (and hence indicated p+) extends from the front surface of the wafer as far as the oxide plaque 12 in the form of a ring or frame inside which an epitaxial region 11' is defined. Two planar regions, that is, a p-type region 14 and an n-type region with low resistivity (and hence indicated n+) are formed in this epitaxial region and each has, on the sur-

face, a contact electrode with the function of an anode terminal A and of a cathode terminal K of the diode, respectively. The diode is insulated from the substrate 10 very effectively but has a considerable resistance when it is biased for direct conduction because of the relatively high resistivity of the epitaxial region 11'.

[0006] A usual method of reducing this resistance is to form a buried n-type layer of low resistivity by implantation of a high dose of doping ions before the growth of the epitaxial layer. With the known method, however, the growth of the epitaxial layer on the portion of the wafer in which the oxide plaque has been formed takes place on a discontinuous surface partly of silicon and partly of oxide so that it is a critical operation *per se* (this processing step according to the known method will also be described below since it is common to the known method and the method according to the invention). Implantation at this point would not be advisable because it would lead to unacceptable contamination of the oxide of the plaque 12 or would require masking operations which would complicate the method considerably.

[0007] The general object of the present invention is to propose a method by which it is possible to form integrated circuits comprising components of different types including components which are completely insulated from the substrate and which have a low resistance during direct conduction.

[0008] A particular object of the present invention is to propose a method which enables high-performance devices with dielectric insulation and buried regions to be formed.

[0009] These objects are achieved by the provision of the method defined in the first claim.

[0010] The invention will be understood further from the following detailed description of a non-limiting embodiment, given with reference to the appended drawings, in which:

Figure 1 shows, in section, a portion of a wafer comprising an insulated device formed by the method described in the patent application cited above, and Figures 2 to 15 show, in section, a portion of a wafer at various stages of processing in accordance with the method of the invention.

[0011] The method according to the invention starts with the formation, on a major flat surface of a monocrystalline silicon substrate 2 with p-type conductivity and resistivity of 0.01 - 150 ohm.cm, of a mask 40 of material resistant to implantation, for example, resist, having an opening 41. Doping impurities are implanted in the substrate 2 with a high dose through this opening, for example, antimony (Sb) is implanted with a dose of  $2.5 \cdot 10^{15}$  atoms/cm<sup>2</sup> and an energy of 80 Kev (Figure 2). After the removal of the mask 40, with subsequent high-temperature treatment (for example 1250°C for 4 hours), the impurities diffuse in the substrate 2 and form a region 42 with low resistivity (about  $15 - 20 \cdot 10^{-3}$  ohm.

cm) (Figure 3) which extends to a depth of about 10  $\mu\text{m}$ .

[0012] A first layer of silicon dioxide with a thickness, for example, of between 20 and 60 nm is formed by thermal oxidation on the front surface 3 of the substrate 2, at least on the region 42; a first layer of silicon nitride with a thickness of between 90 and 150 nm and a second layer of silicon dioxide, produced by decomposition of tetraethyl orthosilicate (TEOS) and having a thickness of between 100 and 600 nm, are then deposited thereon. A structure, for example with rectangular areas, is defined in plan with the use of a resist layer and a masking operation. Dry etching of the exposed portions of the oxide layer produced from TEOS, of the first nitride layer, and of the first oxide layer is then performed and the residual resist is then removed, producing the structure shown in section in Figure 4. The portions of the first oxide layer, of the first nitride layer, and of the oxide layer produced from TEOS which remain after the dry etching are indicated 4, 5 and 6, respectively and together define protective plaques 7 covering portions 8' of the monocrystalline silicon substrate 2.

[0013] The protective plaques 7 form a mask, generally indicated 9, for subsequent selective anisotropic etching of the silicon substrate 2. The portions of the substrate 2 which are indicated 8" in Figure 4, and which are not protected by the mask 9 are etched by this treatment so that initial trenches 10 are formed (Figure 5).

[0014] Then, as shown by Figure 6, the structure is subjected to an oxidation step leading to the formation of a third silicon dioxide layer 11 which has a thickness, for example, of between 20 and 60 nm and which covers the walls and the base of the initial trenches 10. A second silicon nitride layer 12 with a thickness of between 90 and 150 nm is then deposited.

[0015] The method continues with dry anisotropic etching during which the horizontal portions of the second silicon nitride layer 12 are removed. During this etching, the first nitride layer 5 is protected by the oxide layer 6 produced from TEOS. The third oxide layer 11 which is disposed in the bases of the initial trenches 10 is removed in a wet process. The structure shown in Figure 7, which shows the portions 8' still covered at the top by the mask 9 and at the sides (on the vertical walls of the initial trenches 10) by oxide and nitride portions 11' and 12', respectively, and the exposed bases 15 of the initial trenches 10, is thus produced.

[0016] Anisotropic etching of the silicon is then performed with the use, as a mask, of the mask 9 modified by the addition of the oxide and nitride portions 11' and 12', respectively. The exposed silicon in the bases 15 of the initial trenches 10 is etched for sufficient time to produce final trenches 16 which extend in depth beyond the boundary of the n+ region 42. It will be noted that the difference between the depth of the final trenches 16 and that of the initial trenches 10 determines the dimensions of the buried oxide layer, as will become clearer from the following. The depth of etching is therefore selected on the basis of the specification of the SOI wafer

to be produced.

[0017] The monocrystalline silicon substrate thus treated is now formed by a base portion indicated 2' and by a plurality of "pillars" 18 of rectangular cross-section extending from the base portion 2' towards the surface of the wafer. That is, the structure shown in Figure 8 is produced, in which the nitride portions 5 and 12' are no longer distinct from one another and are together indicated 19 and the oxide portions 4 and 11' are together indicated 20. The portions 19 and 20 with the overlying portions 6 of oxide produced from TEOS together constitute a mask 30.

[0018] The silicon substrate is then subjected to selective oxidation, with the use of the mask 30 for protecting the silicon from oxidation as far as a predetermined distance d from the surface of the substrate. The process continues until the portions of the pillars 18 which are not protected by the mask 30 are completely transformed into silicon dioxide. In practice, a gradual growth of the oxide regions takes place at the expense of the silicon regions, starting from the side walls of the final trenches 16 towards the interiors of the pillars 18 and also partially into the base portion 2'. Since the volume of the silicon dioxide which is formed is greater than that of the starting silicon, the oxide regions being formed gradually take up the space in the final trenches 16 until these are completely closed and joined together. The oxidation step finishes automatically when the pillars 18 are completely oxidized (naturally apart from their tops, indicated 21, which are protected by the mask 30). An oxide region or plaque 22 which is buried to a large extent is thus formed, as shown in Figure 9.

[0019] The oxide portions 6 produced from TEOS; the nitride portions 19 and the oxide portions 20 which constitute the mask 30 are then removed by selective etching so as to expose the tops 21 which are to form seeds for subsequent epitaxial growth, and the rest of the surface of the substrate. The resulting structure is shown in Figure 10.

[0020] The epitaxial growth is performed from a vapour phase, the operative parameters being selected in a manner such as to prevent nucleation of polycrystalline silicon in the exposed zones of the buried oxide region 22 and in a manner such that the lateral/vertical growth ratio is high. A growth of the silicon in a lateral direction around the tops 21 is thus achieved first of all, until the portions of the trenches which are still open are filled, with the subsequent growth of an epitaxial layer in a direction perpendicular to the major surface of the substrate. During the epitaxial growth, which takes place at a temperature of between 900 and 1230°C and has a duration of 15 minutes, the doping impurities (antimony in this example) which are present in what remains of the region 42 diffuse into the epitaxial layer being formed so as to form a homogeneous buried region. Naturally, the dose of the initial implantation (Figure 2) is determined in a manner such that this buried region has the desired resistivity. The epitaxial growth prefer-

ably takes place in an atmosphere containing doping impurities, for example, phosphorus, so that the epitaxial layer has the same type of conductivity as the buried region and a greater resistivity (for example 1.1 - 1.6 ohm.cm).

**[0021]** After an optional chemical-mechanical lapping step to flatten the surface of the epitaxial layer, the final structure shown in Figure 11 is produced, in which the buried region is indicated 42' and the residual epitaxial layer is indicated 23.

**[0022]** All of the usual components necessary to form the integrated circuit can now be formed in the epitaxial layer 23. Moreover, by virtue of the method according to the invention, it is easy to produce components which are free of current leakages towards the substrate and which have very low resistance during direct conduction. As an example of such a component, the main steps for the production of a diode which, owing to its optimal characteristics of insulation and resistance during conduction, may form part, for example, of a high-performance diode bridge in an integrated circuit for controlling an electric motor, are described below.

**[0023]** In order to insulate the diode laterally, the usual junction insulation technique may be used, as in the example described with reference to Figure 1, or a technique of insulation with dielectric, which is more advantageous in terms of electrical performance and area occupied, may be used. A technique of this latter type is described herein with reference to Figures 12 to 15.

**[0024]** A channel 50 which extends from the surface of the epitaxial layer 23 to the oxide plaque 22 and is shaped as a ring or a frame so as to enclose within it a portion 23' of the epitaxial layer 23 with the underlying buried layer 42' is hollowed out by normal masking and anisotropic etching operations (Figure 12).

**[0025]** The surface of the epitaxial layer 23 and the internal walls of the channel are covered with a layer 51 of dielectric material, for example, silicon dioxide produced from TEOS. Polycrystalline silicon is then deposited so as to fill the channel 50 and to cover the front surface of the wafer with a layer 52 (Figure 13).

**[0026]** The polycrystalline silicon layer 52 is partially removed by dry etching and is then oxidized so as to form a silicon dioxide insert 53 in the mouth of the channel 50 until the channel is closed (Figure 14).

**[0027]** Two planar regions, a p-type region indicated 54 and a n-type region 55 with low resistivity are formed by usual photolithography, etching and doping techniques. Finally, two metal electrodes 56 and 57 with the functions of the anode electrode A and of the cathode electrode K of the diode, respectively, are formed on the surfaces of the regions 54 and 55, respectively.

**[0028]** Although only one example of the method according to the invention has been described and illustrated, many variations and modifications are possible. For example, the buried layer may be formed on the entire wafer or on an area more extensive than that of the oxide plaque if the integrated circuit requires other com-

ponents with low resistance during conduction.

## Claims

1. A method of forming a structure with a buried region in a semiconductor device comprising the following steps:

- a. providing a monocrystalline silicon substrate (2) with a flat major surface (3),
- b. introducing doping impurities (Sb) into the substrate through a portion of the major surface (3) of the substrate (2) to a predetermined depth in order to form a planar region (42) with a first type of conductivity (n),
- c. subjecting the substrate (2) to selective anisotropic etching in order to hollow out trenches (10, 16) in the substrate (2) from the said portion of the major surface (3) to a depth greater than the predetermined depth,
- d. oxidizing the silicon within the trenches (10, 16), starting a predetermined distance (d) from the major surface of the substrate, until the portions of the substrate between adjacent trenches are transformed into silicon dioxide and until the trenches are filled with silicon dioxide below the level defined by the predetermined distance (d) in order thus to form a silicon dioxide plaque (22),
- e. subjecting the substrate (2) to a treatment of epitaxial growth from a vapour phase, the operative parameters being selected in a manner such as to permit a growth of monocrystalline silicon both inside the portions of the trenches (10, 16) which are still open until the trenches are closed, and on top of the major surface of the substrate (2), and in a manner such as to permit a redistribution of the doping impurities (Sb) into the monocrystalline silicon grown, to form a region (42') with the first type of conductivity (n), with substantially homogeneous resistivity, buried in an epitaxial layer (23) and extending on the silicon dioxide plaque (42).

2. A method according to Claim 1, in which step e. comprises the introduction of doping impurities with the first type of conductivity (n) during the monocrystalline silicon growth.

3. A method according to Claim 2, comprising the formation of an insulating frame which extends from the free surface, from the epitaxial layer as far as the silicon dioxide plaque (22), and within which is defined a portion of monocrystalline silicon formed substantially by the buried region (42') and by an epitaxial region (23') with resistivity greater than that of the buried region.

4. A method according to Claim 3, in which the formation of an insulating frame comprises the hollowing-out of a channel (50), the covering of the walls of the channel (50) with insulating material (51), and the filling of the channel (50) with polycrystalline silicon (52). 5
5. A method according to Claim 3, in which the formation of an insulating frame comprises the formation of a region with a second type of conductivity (p) for a junction insulation. 10
6. A method according to Claim 4 or Claim 5, comprising the formation of a planar region (54) with the second type of conductivity (p) in the epitaxial region (23'), and of a planar region (55) with the first type of conductivity (n) and with resistivity lower than that of the epitaxial region (23'), and the formation of contact electrodes (56, 57) on the surfaces of these planar regions. 20

25

30

35

40

45

50

55






FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9






FIG. 10




FIG. 11








FIG. 12







European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 99 83 0442

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	US 4 502 913 A (LECHATON JOHN S ET AL) 5 March 1985 (1985-03-05) * column 2, line 31 - column 3, line 29 * * column 3, line 46 - column 4, line 65 * * column 5, line 28 - column 6, line 22; figure 4 * * column 6, line 38 - line 44; figure 6 * * column 7, line 12 - line 37; figure 8 * ---	1-6	H01L21/762 H01L21/763 H01L21/20
A	US 4 814 287 A (TAKEMOTO TOYOKI ET AL) 21 March 1989 (1989-03-21) * column 2, line 41 - line 50 * * column 3, line 6 - line 55; figures 1A1-E * * column 5, line 9 - column 6, line 14; figures 4A-4C, 5A, 5B * ---	1	
A	US 4 891 092 A (LUBOMIR L. JASTRZEBSKI) 2 February 1990 (1990-02-02) * column 1, line 44 - line 53 * * column 3, line 44 - column 5, line 22; figures 1B-9B * ---	1	TECHNICAL FIELDS SEARCHED (Int.Cl.7)
A	US 4 604 162 A (SOBCZAK ZBIGNIEW P) 5 August 1986 (1986-08-05) * column 1, line 11 - line 46 * * column 4, line 9 - column 6, line 44; figures 1-8 * * column 7, line 24 - line 48 * ---	1	H01L
A	PATENT ABSTRACTS OF JAPAN vol. 005, no. 063 (E-054), 28 April 1981 (1981-04-28) -& JP 56 012749 A (MATSUSHITA ELECTRIC IND CO LTD), 7 February 1981 (1981-02-07) * abstract * ---	1,6	
The present search report has been drawn up for all claims.			
Place of search BERLIN		Date of completion of the search 20 December 1999	Examiner Klopfenstein, P
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons -& : member of the same patent family, corresponding document	

EPO FORM 1503 03 82 (POC01)



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 99 83 0442

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
P, D, A	EP 0 929 095 A (ST MICROELECTRONICS SRL) 14 July 1999 (1999-07-14) * column 2, line 26 - column 4, line 38; figures 1-12 * -----	1	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
The present search report has been drawn up for all claims			
Place of search <b>BERLIN</b>		Date of completion of the search <b>20 December 1999</b>	Examiner <b>Klopfenstein, P</b>
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone  Y : particularly relevant if combined with another document of the same category  A : technological background  O : non-written disclosure  P : intermediate document</p> <p>T : theory or principle underlying the invention  E : earlier patent document, but published on, or after the filing date  D : document cited in the application  L : document cited for other reasons  A : member of the same patent family, corresponding document</p>			

EP 0 929 095 A (ST MICROELECTRONICS SRL)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 99 83 0442

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

20-12-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4502913 A	05-03-1985	EP 0098374 A	18-01-1984
		JP 1496881 C	16-05-1989
		JP 59008346 A	17-01-1984
		JP 63047337 B	21-09-1988
		US 4661832 A	28-04-1987
US 4814287 A	21-03-1989	JP 60072243 A	24-04-1985
US 4891092 A	02-01-1990	NONE	
US 4604162 A	05-08-1986	EP 0146613 A	03-07-1985
		JP 6042510 B	01-06-1994
		JP 60501583 T	19-09-1985
		WO 8404996 A	20-12-1984
JP 56012749 A	07-02-1981	JP 1344777 C	29-10-1986
		JP 60028387 B	04-07-1985
EP 0929095 A	14-07-1999	NONE	

EPO FORM P0159

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**THIS PAGE BLANK (USPTO)**